

CLAIMS

1. A context switching unit for switching a plurality of contexts, the context switching unit comprising:

5 a register file having stored a context related to a thread to be executed by an arithmetic logic unit or a memory access unit;

a context cache for caching a context, the context cache being connected to the register file;

10 a context switching bus for connecting the register file and the context cache; and

a thread control unit for controlling data transmission between the context cache and the register file, the thread control unit comprising a thread identifier table for
15 storing a thread identifier for identifying a thread context stored in the context cache and being connected in parallel with the arithmetic logic unit and the memory access unit,

wherein, when a context switch occurs, the thread control unit searches through the thread identifier table in
20 accordance with an input switch instruction and a new thread identifier to be interchanged;

obtains the address where a new context to be interchanged is stored in the context cache and the register identifier indicating the location where the current context
25 is stored in the register file; and

accesses the context cache in accordance with the obtained address and accesses the register file in accordance with the obtained register identifier, and interchanges or saves or restores the context in the
30 register file and/or the context cache through the context switching bus.

2. A context switching unit according to Claim 1, wherein the context switching bus has a bath width greater than a register length, so that the data of a plurality of contexts can be simultaneously swapped, backed up, or restored at one
5 time.

3. A context switching unit according to Claim 1, wherein the context cache has a read port and a write port;

the register file has a read port, a write port, a
10 context-switching read port, and a context-switching write port; and

the read port and the write port of the context cache are connected respectively to the context-switching write port and the context-switching read port of the register
15 file each by the context switching bus.

4. A context switching unit according to Claim 1, wherein the thread control unit comprises a given number of thread identifier tables for identifying a given number of contexts
20 cached in the context cache.

5. A context switching unit according to any of Claims 1 to 4, wherein the thread control unit saves the context of the current thread from the register file to the context cache
25 and sends the context of a new thread from the context cache to the register file concurrently to automatically interchange a required number of data items between the register file and the context cache, when software, such as an operating system, issues a swap instruction for
30 interchanging contexts, including a thread identifier as an operand, if the swap instruction is executed.

6. A context switching unit according to any of Claims 1 to 4, wherein the thread control unit transfers the data of a context from the register file to the context cache and does not transfer the data of a context from the context cache to the register file, when software, such as an operating system, issues a backup instruction for saving a context, including a thread identifier as an operand, if the backup instruction is executed.

10 7. A context switching unit according to any of Claims 1 to 4, wherein the thread control unit transfers the data of a context from the context cache to the register file and does not transfer the data of a context from the register file to the context cache, when software, such as an operating system, issues a restore instruction for restoring a context, including a thread identifier as an operand, if the restore instruction is executed.

8. A central processing unit comprising:

20 a context switching unit according to any of Claims 1 to 7;

an instruction cache for caching an instruction and a data cache for caching data;

25 an instruction fetch unit for fetching an instruction from the instruction cache and decoding the instruction;

an arithmetic logic unit for performing an operation in accordance with an instruction stored in the register file and writing the result of the operation back in the register file;

30 a memory access unit for receiving an operand and an instruction from the register file, accessing the data cache, and executing a load or store operation; and

an arithmetic bus for connecting the register file, the arithmetic logic unit, the memory access unit, and the thread control unit in parallel.

5 9. A central processing unit according to Claim 8, wherein the memory access unit sends an address and data to the data cache and stores the data in the data cache when a store instruction is given, and the memory access unit sends an address to the data cache, reads data from the data cache,
10 and writes the read data back into the register file when a load instruction is given.

10. A context switching method for switching a plurality of contexts by using a context switching unit comprising:

15 a register file having stored a context related to a thread to be executed by an arithmetic logic unit or a memory access unit;

a context cache for caching a context, the context cache being connected to the register file; and

20 a context switching bus for connecting the register file and the context cache,

the context switching method comprising:

searching through a thread identifier table for storing a thread identifier for identifying the context of a thread
25 stored in the context cache, in accordance with an input switch instruction and the identifier of a new thread to be interchanged, when a context switch occurs;

obtaining the address where a new context to be interchanged is stored in the context cache and a register
30 identifier indicating the location where the current context is stored in the register file;

accessing the context cache in accordance with the

obtained address and accessing the register file in accordance with the obtained register identifier, and interchanging or saving or restoring the context of the register file and/or the context cache through the context
5 switching bus.

11. A context switching method according to Claim 10, saving the context of the current thread from the register file to the context cache and sending the context of a new
10 thread from the context cache to the register file concurrently to automatically interchange a required number of data items between the register file and the context cache, when software, such as an operating system, issuing a swap instruction for interchanging contexts, including a
15 thread identifier as an operand, if the swap instruction is executed.

12. A context switching method according to Claim 10, transferring the data of a context from the register file to
20 the context cache and not transferring the data of a context from the context cache to the register file, when software, such as an operating system, issuing a backup instruction for saving a context, including a thread identifier as an operand, if the backup instruction is executed.

25

13. A context switching method according to Claim 10, transferring the data of a context from the context cache to the register file and not transferring the data of a context from the register file to the context cache, when software,
30 such as an operating system, issuing a restore instruction for restoring a context, including a thread identifier as an operand, if the restore instruction is executed.

14. A context switching program for switching a plurality of contexts on a computer by using a context switching unit comprising:

5 a register file having stored a context related to a thread to be executed by an arithmetic logic unit or a memory access unit;

 a context cache for caching a context, the context cache being connected to the register file; and

10 a context switching bus for connecting the register file and the context cache,

 the context switching program for letting the computer execute:

 a step of searching through a thread identifier table
15 for storing a thread identifier for identifying the context of a thread stored in the context cache, in accordance with an input switch instruction and the identifier of a new thread to be interchanged, when a context switch occurs;

 a step of obtaining the address where a new context to
20 be interchanged is stored in the context cache and a register identifier indicating the location where the current context is stored in the register file;

 a step of accessing the context cache in accordance with the obtained address and accessing the register file in
25 accordance with the obtained register identifier, and interchanging or saving or restoring the context of the register file and/or the context cache through the context switching bus.

30 15. A computer-readable recording medium having recorded a context switching program for switching a plurality of contexts on a computer by using a context switching unit

comprising:

a register file having stored a context related to a thread to be executed by an arithmetic logic unit or a memory access unit;

5 a context cache for caching a context, the context cache being connected to the register file; and

a context switching bus for connecting the register file and the context cache,

10 the context switching program for letting the computer execute:

a step of searching through a thread identifier table for storing a thread identifier for identifying the context of a thread stored in the context cache, in accordance with an input switch instruction and the identifier of a new
15 thread to be interchanged, when a context switch occurs;

a step of obtaining the address where a new context to be interchanged is stored in the context cache and a register identifier indicating the location where the current context is stored in the register file;

20 a step of accessing the context cache in accordance with the obtained address and accessing the register file in accordance with the obtained register identifier, and interchanging or saving or restoring the context of the register file and/or the context cache through the context
25 switching bus.